FPGA Design tips

1. Reduce clock skew
2. Clock dividers
3. Avoid glitches on clocks and asynchronous set/reset signals
4. The Global Set/Reset network
5. Select a state machine encoding scheme
6. Access carry logic
7. Build efficient counters